Abstract: In deep-submicron VLSI, efficient circuit testability is one of the most demanding requirements. Efficient testable logic synthesis is one way to tackle the problem. To this end, this paper ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback