The previous column in this series discussed driver and layout considerations to improve the performance achievable with eGaN FETs. In this installment the optimum layout will be implemented in a high ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback